STT-MRAM Operating at 0.38V Using Negative-Resistance Sense Amplifier

نویسندگان

  • Youhei Umeki
  • Koji Yanagida
  • Shusuke Yoshimoto
  • Shintaro Izumi
  • Masahiko Yoshimoto
  • Hiroshi Kawaguchi
  • Koji Tsunoda
  • Toshihiro Sugii
چکیده

SUMMARY This paper reports a 65 nm 8 Mb spin transfer torque mag-netoresistance random access memory (STT-MRAM) operating at a single supply voltage with a process-variation-tolerant sense amplifier. The proposed sense amplifier comprises a boosted-gate nMOS and negative-resistance pMOSs as loads, which maximizes the readout margin at any process corner. The STT-MRAM achieves a cycle time of 1.9 µs (= 0.526 MHz) at 0.38 V. The operating power is 1.70 µW at this voltage. The minimum energy per access is 1.12 pJ/bit when the supply voltage is 0.44 V. The proposed STT-MRAM operates at a lower energy than an SRAM when the utilization of the memory bandwidth is 14% or less.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Negative-resistance read and write schemes for STT-MRAM in 0.13µm CMOS

Spin-torque-transfer (STT) magnetoresistive random-access memory (MRAM) [1-3], a successor to field-induced magnetic switching MRAM [4,5], is an emerging non-volatile memory technology that is CMOS-compatible, scalable, and allows for high-speed access. However, two circuit-level challenges remain for STT-MRAM: potentially destructive read access due to device variation and a high-power write a...

متن کامل

A counter-based read circuit tolerant to process variation for low-voltage operating STT-MRAM

The capacity of embedded memory on LSIs has kept increasing. It is important to reduce the leakage power of embedded memory for low-power LSIs. In fact, the ITRS predicts that the leakage power in embedded memory will account for 40% of all power consumption by 2024 [1]. A spin transfer torque magneto-resistance random access memory (STT-MRAM) is promising for use as non-volatile memory to redu...

متن کامل

Sanitizer: Mitigating the Impact of Expensive ECC Checks on STT-MRAM based Main Memories

DRAM density scaling has become increasingly difficult due to challenges in maintaining a sufficiently high storage capacitance and a sufficiently low leakage current at nanoscale feature sizes. Non-volatile memories (NVMs) have drawn significant attention as potential DRAM replacements because they represent information using resistance rather than electrical charge. Spin-torque transfer magne...

متن کامل

Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory

Static random access memory (SRAM) is the most commonly employed semiconductor in the design of on-chip processor memory. However, it is unlikely that the SRAM technology will have a cell size that will continue to scale below 45 nm, due to the leakage current that is caused by the quantum tunneling effect. Magnetic random access memory (MRAM) is a candidate technology to replace SRAM, assuming...

متن کامل

Design considerations and strategies for high-reliable STT-MRAM

0026-2714/$ see front matter 2011 Elsevier Ltd. A doi:10.1016/j.microrel.2011.07.001 ⇑ Corresponding author at: IEF, Bat 220, Univ. ParisTel.: +33 16915 6292; fax: +33 16915 4000. E-mail address: [email protected] (W.S. Zh Benefiting from Spin Transfer Torque (STT) switching approach, second generation of Magnetic RAM (MRAM) promises low power, great miniaturization prospective (<22 nm) a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Transactions

دوره 97-A  شماره 

صفحات  -

تاریخ انتشار 2014